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I ABSTRACT
A Fortran IV computer program provides convenient simulation of an all-
digital phase-lock loop (DPLL). The DPLL functions as the primary phase processor for
the Ohio University Omega prototype navigation receiver.
This project has been supported by NASA Langley Research Center Grant
NGR 36-009-017 for application to general aviation VLF receiver systems.
II INTRODUCTION
This paper describes a Fortran IV simulation study of the all-digital phase-lock
loop (DPLL) which was designed by the NASA Omega staff of the Ohio University Avionics
Engineering Center. The DPLL forms the heart of the Omega havigation receiver prototype.
Through the DPLL, the phase of the 10.2 KHz Omega signal is estimated when the true
signal phase is contaminated with noise. The study has provided a convenient means of
evaluating loop performance in a variety of noise environments, and has proved to be a
useful tool for evaluating design changes.
The goals of the simulation were threefold:
A. To analyze the circuit on a bit-by-bit level in order to evaluate the overall
design;
B. To see easily the effects of proposed design changes prior to actual breadboard-
ing; and
C. To determine the optimum integration time for the DPLL in an environment
typical of general aviation conditions.
III DESCRIPTION OF THE SIMULATION
The digital nature of the circuit indicated the use of the digital computer as
the most convenient simulation tool. Since the circuit was already built and was, in fact,
yielding phase information which compared favorably with the Tracor series 599R receiver
used for control-group data collection purposes, the circuit model was wholly deterministic.
The generation of zero-crossing information for the Omega signal in noise,
however, was necessarily stochastic in nature. A complete description of the signal-
generating procedures is given in part VI.
CORDET is based on the technique of periodic scanning; that is, each portion
of the DPLL is observed and updated with each clock pulse, significant information about
the state of the system is recorded, and the process is repeated. In the case of CORDET, the
significant information includes the states of all logic circuit elements, including phase
difference information referenced to a local oscillator. The phase information is,of course,
of primaryimportance in an Omega navigation receiver. The ability to compare the DPLL
output with the true phase of the simulated Omega signal, and to provide graphical output,
are advantages of a computer simulation over a laboratory hardware experiment. A user's
technical description is provided in the Appendix.
IV DESCRIPTION OF CIRCUIT
The DPLL follows closely the ideas of J.M. Clark , first presented in 1968.
The DPLL presently in use at Ohio University is essentially a highly adapted version of his
digital phase tracking filter. A detailed discussion of the loop circuit operation is given
by Chamberlin [2 ] .
The circuit employs a 6-bit counter which cycles once every 64 pulses of the
652.8 KHz clock (see Figure 1). This counter therefore cycles at a rate of once each 10.2
KHz (=652.8 KHz - 64). The number in the counter is compared continuously to the six
most significant bits in the up-down counter, which is in turn fed by the phase detector.
During the brief period when the numbers in the two counters are bit-wise identical, the out-
put of the comparator goes to the logical 1 state. Although the duration of this pulse
may vary, the uni-directional counter generally advances at a much faster rate, indicating
a pulse width of 1/652.8 KHz, or approximately 15 psec. This pulse is used to trigger a
monostable, creating a window whenever the contents of the two registers are identical.
When viewed through this window, the zero crossings of the incoming signal are
seen to be either leading or lagging in relative phase. When a lag is indicated, the up-
down counter receives a down-count command, and the next window is created earlier in
time. In this way the edge of the window gating function is brought more and more closely
into coincidence with the zero crossings of the true Omega signal. Similarly, when a phase
lead is indicated, count-up commands cause the window to be created later in time.
V THE DPLL AS A CROSS-CORRELATION DEVICE,
I n a cross-correlation type receiver scheme, two signals are combined to give
,a d.c. level by first delaying one signal in time, multiplying their resulting. signals, and
integrating or lowpass fi Itering (see Figure 2). To see how the DP LL performs this same
function in an all-digital sense, it is first necessary to view the circuit operation under no-
noise conditions. Under these conditions there is no phase shift due to noise perturbations,
nor is there a Doppler shift. The only phase error is then due to initial phase difference at
turn-on.
Assume that the initial phase difference is such that a count-up command is
given to the up-down counter. If N bits are being integrated, there will be a delay of 2 n
up-count commands before the comparator logic "sees" a difference in time between suc-
cessive occurrences of identical numbers in the two counters. The time delay in such a
case is (2 n/ 1 0 .2 x 103) seconds.
The output of the comparator, 8, is the estimate of the Omega signal phase,
Q n. When lock is obtained, 9 = eQ, and the binary number contained in the six most sig-
nificant bits of the up-down counter is the phase difference, analogous to the d.c. level
obtained in an analog cross-correlation device.
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Figure1. The DPLL Circuit.
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Figure 2. A Generalized Cross-Correlation Device.
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VI SIGNAL INPUT SIMULATION
Since the receiver front end provides a 15 Hz bandwidth narraw-band filter,
the derived phase information can be considered to result from a noise-plus-signal input
to a narrow-band system.
The composite input signal can be expressed as
g (t) = f (t) + A cos (t + p) (1)
where wm is the center frequency of the filter, and f (t) is the narrow-band noise process
f (t) = E (t) cos:(Wmt + 0(t)). (2)
It can be shown [3 that the amplitude process E(t) is Rayleigh distributed, while the phase
process 0 (t) is uniformly distributed on the interval (0, 2r).
Now, f (t) can be written in the form defining its quadrature components,
f(t) = e (t) cos t + e (t)sin wt (3)
[31.'
where e (t) and e (t) are independent Gaussian processes ]
From equation 1, g (t) may be expressed as
g(t) = f (t) + A cosTcosw t + Asin Tsin i t. (4)
m m
Substituting for f(t), and using
cos(a+b) = cosacosb -sin asinb,
we have
g(t) = (e (t) + A cosq) cos t + (e (t) + A sin 9) sinw t. (5)
c m s m
Equation 5 may be put in the form
g(t) = R(t) cos(w t + 9(t)) (6)
where R(t) = {[e (t) + A cos] 2 + [e (t) + A sinl]2-} (7)
c s
-4-
and e (t) + A sin Q
6 (t) = arctan s (8)
e (t) + A cos (8)
Equation 8 is therefore the input phase representation to the phase detector,
where e (t) and e (t) are statistically-independent Gaussian white noise processes with
c s
zero mean and unit variance, and A is the normalized signal amplitude. In general, T
can be a function of time to represent the Doppler shift in the dynamic case. At speeds
less than Mach I, however, the Doppler shift is well below the 5.060 (1/64 of a 10.2 KHz
cycle) quantizing interval of the DPLL, and so T can be considered constant over the
sampling interval.
A block diagram of the noise input phase simulation is given in Figure 3.
VII CONCLUSIONS
In determining the optimal integration time of the first order loop, consider the
case of a small aircraft in a noisy environment. As the time-multiplexed Omega transmission
sequence progresses, the aircraft will change position between successive transmitting time
intervals of the 10.2 KHz frequency. For an aircraft flying a course coincident with a
station pair baseline (worst case), the change in position will amount to 120 of 10.2 KHz
phase at a speed of 200 mph, conservative for private aircraft. For this reason, step phase
inputs of 120 were taken both in a noise environment of 10 decibels SNR and in the no-noise
case.
To determine optimal integration time, phase error at the end of the 625 msec.
sampling interval is plotted vs. integration time in Figures 4 and 5. As could be expected,
the best integration time in noise is one which is as long as possible without leaving a
residual phase error at the end of a sampling interval in the no-noise case. For aircraft at
200 mph, 0.1 sec., or 10 bits of integration proves to be optimal.
VIII SUMMARY
The Fortran program CORDET can prove to be a useful tool in analysis and design
of a first order all-digital phase-lock loop. The DPLL simulated in CORDET is suggested as
useful for designers of digital processing Omega receivers or other VLF signal processing
systems.
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XI APPENDIX: USER'S TECHNICAL DESCRIPTION
OF FORTRAN PROGRAM CORDET
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A. General Description.
CORDET is a logic simulation of the all-digital phase-lock loop (DPLL) presently
employed in the Omega receiver prototype.
Output provides graphic display of the timing diagrams of the circuit, plots of
phase difference vs. time, and a histogram of phase difference between the DPLL output and
the object-lock (input) frequency.
Provisions have been made to vary the number of bits of integration, the signal-
-to-noise-ratio of.the input signal, ancLthe initial phase difference between the DPLL output
and the object-lock frequency.
B. Capabilities and Limitations.
I. The program assumes the presence of a local oscillator in the circuit with
a frequency of 64 times the object-lock frequency.
2. Compile and load time is 15 seconds. Execute time is approximately
0.15 seconds per cycle of object-lock frequency specified (when only phase difference and
histogram are plotted).
3. Approximately 21 x 103 bytes of storage are used.
4. Subroutines HISTG and RANDNR are called from the Ohio University
computer center request-call library. RANDNR uses the multiplicative congruential method
of pseudo-random number generation. HISTG is a plotting subroutine.
C. Technical Description.
Language: FORTRAN IV
Number of arguments: 11
1. Data card 1: NCYC, MNUMB, NNUMB, DCYC,
DELPHI, NOISE, A
Mode: INTEGER (1, 2, 3, 6), REAL (4, 5, 7)
2. Data card 2: TD, PHA, HISTOG
Mode: INTEGER
3. Data card 3: TITLE
Mode: ALPHANUMERIC
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Argument definitions:
NCYC is the number of object-frequency cycles to be
considered.
MNUMB - is the number of bits in the up-counter.
NNUMB - is the total number of bits in the up-down
counter.
DCYC - is the duty cycle of the monostable.
DELPHI - is the initial phase difference in degrees of
lag (DPLL output lags input).
NOISE - is zero for no-noise case, 1 otherwise.
A - is voltage signal-to-noise ratio in rational
number form (not db).
TD - is 1 if timing diagrams are desired, 0 otherwise.
PHA - is 1 if phase difference vs. time plots are
desired, 0 otherwise.
HISTOG - is I if histogram is desired, 0 otherwise.
TITLE - is title for histogram plot.
Figure A-1 represents the positive-logic implementation of the DPLL. CORDET
performs one pass through a DO-loop for each pulse of the 64 x 10.2 KHz clock. New values
for the logical variables indicated in the diagram are assigned on each pass.
Changes in the DPLL circuit will of course necessitate changes in the logical
statements in CORDETs main program. These changes are facilitated by liberal use of com-
ment cards in the program deck.
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Figure A-i. Positive-Logic Implementation of the DPLL.
D. Program Listing and Sample Outputs.
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OHIO UNtIIVFqSITY 0 U I J I SYSTEM FURTRAN IV G-LEVEL COMPILER SrPTENHER 25. 1974 FAG E .000D : f
LAn L MAP
LABEL LOCATION LABEL LOCATION LADEL LOCArION LABEL LOCATION LA1EL LO)CAl, n
1 O030AE 2 000F4 3 00041H 4 030434 5 0004',C
6 0 046C 7 ._ 000488 0004A4 9 0004CO 10 0004)C
II O004FB 12 00o03C
TOTAL NMMORY REOUIREMFNTS 000594 HYTES PLOTI
/DATA
MODULE ACOR LENGTH ENTRY POINTS (El. EXTERNAL tX) AND COMMON (C) REFERENCES
MA IN44 OF000 E-MAIN44 OFO00 X-IBCOM# - X-TRUN X-MONOS
00604 X-OMEGAI X-PLOTI X-FIXPI#
TRUNm OF603 00JnA E-T UN OF600 X-FIXPI•
OMEGAI# OF9CD O00E4 E-OMEGAI OFOCO
MONOSO OFBA8 00274 E-MONOS OFARA
PLOTIm OFE20 00594 E-PLOTI OFE20 X-IBCOMm
MODULES LOADED FROM AUTO - CALL LIBRARY
BOAFIXPI 10388 00048 X-IBCOMs E-FIXPIa 103C0
MODULE SUCCESSFULLY LOADED --- 2FB58 BYTES OF STORAGE REMAINING Z EXECUTION BEGUN AT OFOO000
40 3 5 0.50 90.00 0.13
N NTRUN M REF LCMEGA POMEGA UP ON LMONO LMONO2 INDLOC EX
S o o I I II I
2 31' O
3 31 7 3
4 31 7 A
s 31 7 3 I I I I
6 31 7 I I
7 31 7 7 I
8 31 7 I I I I I
9 31 7 I I
10 32 7 2 I I I I I
11 32 0 3 . . . I . .
12 32 0o I I -I
13 32 5 I I I I I -
14 32 0 6 .. . .- 
- - ..
15. 32 0 7 I I
16 32 0 0I I
17 32 0 .. I I .18 33 o I I I
19 33 0 3 I
20 33 0 4 ----------------------.... 
21 33 0 5I I2 33 0 6 i I I
23 33 0 7-- I
24 33 0 0I I
25 33 0 1I I
26 34 0 2 . I - - - -
27 3 3 I I I I I
28 34 0 41 I I I I
29 34 0 5 1
31 34 o 7 I I
3 2 3 0 - - -. I . . . . 1 I . .. . .... . . .. . . . .. .33 34 0 1I I I34 35 0 2 I I I35 35 o 3 - I 
.. 
-36 35 o A I
37 35 O 5
3 8 3 5 0 6 I - -! . I - .
39 35 0 7
40 35 0 0I
41 35 o I
42 36 o 2 I I I I I I I I I
43 36 1 3
44 36 1 a 
- I I
45 36 5 I
46 36 I
47 36 1 7 I I I I I I I
48 36 0 I I I I I I49 36 I I I
50 37 1 I I I I I I
51 37 1 3
52 37 1 4
53 37
54 37 1 6
55 37 1 7
56 37 
-I
57 37 I I
58 38 1 2I I I59 3s a I I I
60 38 1 4 I I I I
61 3 1 5 I I I I
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- -- -- -- -- - - ---  -- 
- - -- - - -- -- - - - -- --- -
-- --- ~ ~-~--
- -----------------------
I - I7 -
II . I * *
si
I I
.
-
. + . + * .
* 
.
. I
-i , 4 4 4 * 
-
4. : 4 .; ,, /
.- 
C * C C C - - C
-
rn **
- , I - - .
46 ) . 46
S * (Phase Difference in 64ths of a Cycle) 4I s
4 * 44
43 ) 43
A . + . + + + + + , + + + + + + + + 42
41 I 41
40 40
39 39
30 j 38
37 * i . + .4 + + + + + 4 + + .+ + 37
'76 36
35 * 35
34 . 34
33
32 + + + + + + + + + + + + + + + 32
31] 1 31
30 * ............... ..... .. .30
2 * I 29
,8 I 28
27 * + + + + + + + + + + + + + + + + + 27
26 26
2 * 25
2r $24
23 23
22 + 4 + + + + + + + . + + + + + + + 1 22
21 * 21
20 I 20
*4 . 1. 18
17 + + + + + +  + + + + + + + + + 17
1 I * * * " 16
14 I 14
13 * + + ! 13
12 * + + + + + + + +. + '+ + + + + + + 12
11 * * I
10 j *t * * 10
* v 1 8
7 t * +. + +. + + + + + + + + + + + .+ + + 7
4 1 . * . I 4
.3++ ++ ++++++ 1 3
2 , : + + + + +.  + + + ++ + + + 2
I-.. -. -1----1---- 1---- 1---- 1---- -. . . . I. .-1-- 1 . .
-6 -1 4 14 19 24 2S, 34 39 44 49 54 59 64 69 74 79 84 89 93
NUM, ~ER OF POINTS REJPRFSE.NTFO IS 100 NUMOEP OF POINTS TO REPPFSFNT ONE 4 : 1
ACTUAL PLOTTfD ,).TA L'IITS AR F F.OM -6 TO 0 INTEPVAL FOR THE GRAPH IS 1
VAL. I'PFr0 VAL. FRO VAL. FPFO VAL, FREO VAL, FPF VAL. FREQ VAL. FEO VAL. F EO VAL. FREO VAL. FREQ
-6 I -4 1I 1 -2 46 I 0 20 I
------------ INITI ATE AND DIMENSION-------
INTEGER*2 REF,B(24),INDINSTD,PHA,HISTOG
INTEGER PHADIF,PH(650)
LOGICAL LMONOUP* INDLOC,UPPEDN,LOMEGA,INDLMONO2.EXPOMEGA,
C ------------- OM AND AM MUST BE DIMENSIONED TO 2*(2J*MNUMB)+1---------
LOGICAL*1 OM(129),AM(129)
DIMENSION ARRAY(650)
EX = .FALSE.
LMONO2 = .FALSE.
INDLOC = .FALSE.
POMEGA = .FALSE.
READ (1,13) NCYC,MNUMBNNUMBDCYCDELPHI,NOISE,A
13 - FORMAT (3IS12F1O,2,I2,F5.2)
READ (1.14) TD,PHAHISTOG
14 FORMAT (315)
C-----------THETA IS INITIAL PHASE SHIFT ,-2*PI DELPHI/360.------
THETA = DELPHI*0.01745329
SINE = SINfTHETA)
COSINE = COS (THETA)
DO 57 I=1,129
.. . DM(T) =. FALSE......................... ................. ....... ....
AM(.I )=.FALSE.,
57 CONTINUE
jJ 0JJ = 0 . ...... .
II 0
MONO = O
M = 0
N= 0
MREGM = 2**MNUMB
MREGN = 2-NNUMB
HALF = FLOAT(MREGM4)/2.
.MHALF =- HALF
K = MREGM
NCYCP = NCYCMREGM
NCYCT = NCYC*.1
-X = -(DELPHI/360;) -MREGM
IX = X
III = 0
JII = 64
TNDCH = 0..............
C----------- DO-LOOP BEGINS WITH OCCURRENCE OF FIRST.. CLOCK PULSE --------
DO 12 1=1,NCYCP
C--------- - M IS NUMBER STORED IN UP-COUNTER---------
.M = M+1..............-....
IF (M-MREGM) 10,11 .11
11 M = 0
10 CONTINUE
C-------B INAQY NUMBER IN UP-DN' COUNTER' ISTRUNCATED DUE TO BIT.
C ---------- INTEGRATION. NTRUN IS RETURNED-------------------
CALL TRUN (NNUMBMNUMB,NsNTRUN,8)
C------- IF M=.NTRUN, REF GOES HIGH
IF (M-NTRUN) 1 ,21 ..
1 REF = 0
GO TO 3
2 REF = 1
3 CONTINUE
C-----------MONOS PROVIDES OUTPUT OF MONOSTABLE. K IS TIMER FOR MONO.
C----------------LMONO IS LOGICAL OUTPUT OF MONOSTABLE.
K = K+I
CALL- MONOS (KREF,CCYCMREGMLMONO) .
C--------. -LOMEGA IS OMEGA SIGNAL ZERO CROSSINGS.
C--------------A IS-VOLTAGE SNR. POMEGA 'IS TRUE PHASE OF OMEGA SIGNAL.
IF (IX.EQ.,M) GO TO 30
POMEGA ='.FALSE.
GO TO 31
30 POMEGA = .TRUE.
31 CONTINUE
IF (NOISE.EQ.0) GO TO 32.
IF (POMEGA) GO TO 34,
GO TO 51
34 INDCH -= -1INDCH+1
IF ( INDCHoEQ.1.) GO T0-37
00 38 IJK = 1,129
AM(IJK) =.FALSE.
38 CONTINUE
C---------NOISE IS ADOED TO QUADRATURE COMPONENTS OF OMEGA SIGNAL------
39 CALL ANORM (AN)
ANUM = A*SINE+AN
CALL ANORM (AN) -16-
DENOM - A*COSINE+AN
THETA = ATAN2.(ANUM.DENCM)
PCYC = (THETAI/6.28313)*MREGM
INDEX I PCYC
IF- (INDCH.E EO. GO TOO '50
AM (MREGM+INDEX) =.TRUE.
GO TO 51
.50 OM (MREGM+INDEX) =.TRUE.
GO TO 51
37 00 52 IJK= 1,129
OM(IJK) =.FALSE.
52 CONTINUE
........GO TO 39.........................
51 CONTINUE
JI := JII+1
III = III+1
IF (IIIoEO.129) III = 1
IF(JII.EQ.129) JII =1
LOMEGA = OM(III).OR.AM(JII)
IF ((IoEO.M).AND.(POMEGA) ) LOMEGA = POMEGA
32 IF (NO ISE ;E0O ) LOMEGA = POMEGA
C----------LMONO AND LOMEGA ENTER PHASE DETECTOR -------------
UP = LMONO.AND.LGMEGA
DN =(.NOT. LMONO).AND.LOMEGA
.-C :-  ---------PHASE-'DETECTO.R OUTPUT FEEDS--UP-ON -COUNTER
IF (UP)N = N+ 1
IF (DN) N = N-1
C------------COUNT REGISTER MUST CONTAIN POSITIVE NUMBER
IF(N) 8,9,9...................................
8 N = MREGN+N
9 CONTINUE
C-----------UP-DN- COUNTER COUNTS MODULO-MREGN---------------
IF( MREGN-N)-23.24, 24
23 N=O
24 CONTINUE
IF (TD.EQ.O) GO TO 501
F- (I-1) 40,40,70...............
40 CONTINUE
C -------- TIMING DIAGRAM IS PLOTTED-------------
PRINT 500
.50.0 FORMAT( ' 1' ,2X,' I * ,3X 'N' ,3X,'NTRUN'93X,' M',4X,'REF* ,3X 'LOMEGA', 2X
,'POMEGA' ,4X,'UP*,6X,'ON',4X,'LMONO,3X,*LMON02",2X9'INDLOC' ,4X*E
70 CONTINUE
-- CALL PLOT 1-(ITN;NTRUN.M;REF.LOMEGALMONOLMON02,DNUPINDLOCEXPO-
.M EGA. )
501 CONTINUE
IF ((PHA.EO.O).AND.(HISTOG.EO.0)) GO TO 12
IF( INOT.POMEGA) GO TO 65
JJ = JJ+l
IF (JJ.EQ.1) GO TO 28
AJ = JJ/10.O
IJ' AJ
IF (IJ.NE.AJ) GO TO 65
28 .CONTINUE
IF (M.LT.MHALF) GO TO 20
IF ( NTRUN LT.,MHALF) GO TO-21
22 PHADIF = 24(NTRUN-M)
GO TO 45
21 PHADIF -.= (NTRUN + MPEGM-M)*2
GO TO 45
20 IF (NTRUN.LT.MHALF) GO TO 22
PHADIF = 2*(NTRUN-MREGM-MD)
45 CONTINUE
C-------------ARRAY IS LOADED FOR PLOT SUSROUT INE---------------
JJJ = JJJ+1
PH(JJJ) = PHADIF
65 CONTINUE
.12 ' CONTINUE
IF (PHA.EO.0) GO TO 502
CALL PLOT (PHJJJ)
502 CONTINUE
-. IF (HSTOG.EQ;-0" GO TO. 503
C------------ARRAY IS LOADED FOR HISTG SUBROUTINE
DO 27 I = 1,JJJ
ARRAY {ID = FLOAT(PH{I))
27 CONTINUE..
DIMENSION .TITLE(20)
READ (1,146) TITLE
146 FORMAT (20A4) 7 .
DATA AST/'*#/
C ---------- HISTOGRAM IS PLOTTED-------------
CALL HISTG (.JJJ,ARRAY,TITLEI,.AST)
503 CONTINUE
STOP
END
SUBROUTINE TRUN (NNUM.BMNUNB,N,NTRUN.B .)
C THIS SUBROUTINE CONVERTS DE'CIMAL INTEGERS TO BINARY FORM
C . AND TRUNCATES, SHIFTS DOWN-REMAINING BITS. AND RETURNS A-DECIMI
INTEGER*2 B(NNUMB)
DO 9 I = INNUMBIR
B(I) = 0
9 - CONT INUE..
1=0O
DUM = N
1: DUM=DUM/2.
I. =.I+i
IDUM=DUM
IF (DUM-IDUM) 2v3,2
2 B t ) = I
........DUM=DUM - 5 .................
IF (DUM) 4,4.1
3 B(I) = 0
IF (DUM) 494,1
. 4 - CONTINUE---
C THE BINARY NUMBER IS TRUNCATED
DO 11 I = 1,MNUMB
8(I) = 8(I+(NNUNB-MNUME))
1 - CONTINUE
C THE TRUNCATED BINARY NUMBER IS CONVERTED BACK TO DECIMAL
NTRUN:= 0
DO 10 I=1,MNUMB
K=B( I) (2**( I-1))
NTRUN = NTRUN + K
10 CONTINUE
RETURN
END----- -----
SUBROUTINE NONOS*:-(K, REF. CCYCI MREGM,LMONO)--.
LOGICAL LMONO
INTEGER*2 REF
X = OCYC*MREGM 
- 1.
IX = X
IF (REF) 10,10,12
10 IF (K-IX) 14,14,11
1 1 MONO = 0
GO TO 18
12 IF (K-IX) 14,14,19.
19 MONO = 1
K=O
GO TO 18
14 MONO = 1
18 IF (MONG)15,15,16
1.5 LMONO = ,FALSE. 
-
GO TO .17
16 LMONO = .TRUE.
17 RETURN
END.
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SUBROUTINE PLOT (PH,JJJ)
REAL. LINE(129)
INTEGER PHADIF,PH(JJJ)
DATA DOT/'.'/,PLUS/'+'/,BLK/l './,VLINE/' '/,AST/**/
DO 12 JJ = 1,JJJ
IF (JJ..NE.1) GO TO 5
PRINT S
8 FORMAT ( ' ,45X, 'PHASE DIFFERENCE IN DEGREES VS. TIME IN MSEC.)--
4 PRINT 2
2 FORMAT (3X,'-180',28X,'-90r,30X,'O ,31X,'90,,28X 180 )
6 PRINT 7
7 FORMAT (4X,+*16('-------+')) 
.
5. CONTINUE
NSP.= PH(JJ) + 65
IF (NSP.GT.129) GO TO 15
IF:( NSP.LTI ) GO TO 15
GO TO 3
15 CONTINUE
PRINT 23,PH(JJ.)
23 FORMAT (I00X,"l H= ',10) ...........
RETURN
3 CONTINUE
C. CLEAR LINE
DO I J = 1,129
LINE(J) BLK
1. CONTINUE
LINE(1) = VLINE ...
. .LTNE(129) - VLINE . - ..
Al = JJ/10.
II.= AI
IF(AIoNE.II) GO TO 9
LINE(17) = DOT .
LINE(33) = PLUS
LINE(49) = DOT
LINE (65) = PLUS
-LINE (81) = DOT........
LINE (97) = PLUS
LINE (113) = DOT.
9 CONTINUE
10 LINE(NSP) = AST ....
IF (AI.EQ.II) GO TO 20
WRITE(3,11) LINE
11. FORMAT (4X,129A1 )
GO TO 12
20 TIME =(FLOCATJJ)*.(C09.039216)
WRITE (3,21) LINE
21 FORMAT (4X,129A1)
WRITE (3,22) TIME
22 FORMAT ('+o,4XE8.2)
12 CONTINUE
RETURN
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SUBROUTINE DLOT1 (I,N,NTRUN,M,REF,LOMEGA,LMONO,LMON02,DNUP. INOLOC-,
-EX POMEGA)
INTEGER*2 REF
LOGICAL LMONOUP,INDLOC,DNLOMEGAuLMONO2,EX,POMEGA
INTEGER LINE(66)
INTEGER FLK/' '/,VLINE/ If/
DO 1 J = 1,66
LINE(J)-= BLK.
I CONTINUE
LINE() = VLINE
DO 2 K = ,3
LINE (84K) = VLINE
2 CONTINUE
IF {REFNE.1) GO TO 3
LINE(3) = VLINE
LINE 1l) = BLK
3 IF (.NOT.LOMEGA) GO TO 4
LINE (10) = VLINE
LINE (8) = BLK
4 IF ('.NOT.POMEGA) GO TO 5
LINE(1S)= VLINE
LINE (16)= BLK
5 IF(.NOT.UP) GO .TO 6
LINE(26)= VLINE .......
LINE (24)= BLK
6 IF(.NOT.DN) GO TO 7
LINE(34)= VLINE
LINE (32)= 8LK.
7 IF (.NOT.LMONO) GO TO 8
LINE(42)= VLINE
LINE (40)= BLK
8-- IF (.NOT.CMONO2) GOTO .9
LINE(50)= VLINE
LINE (48)=.BLK
9 IF (.NOT.INDLOC) GO TO 10
LINE(-58)=VLI NE ....
LINE (56)= BLK
10 IF (.NOT.EX) .GO TO 11
LINE(66)= VLINE
LINE-' (64 ) = BLK............
11 WRITE(3l2) I.N,NTRUN,M,LINE
12 FORMAT (1X.2I4-.I6rI5,5X,66A1)
RETURN
- END
100 .6 8 0.50 0.,0 1 3.60
0 1 1
PHASE DIFFERENCE IN 64THS OF -A CYCLE
-20-
